Charge pump with perfect current matching characteristics in phase-locked loops - Electronics Letters
نویسنده
چکیده
Conventional CMOS charge pump circuits have some current mismatching characteristics. The current mismatch of the charge pump in the PLLs generates a phase offset, which increases spurs in the PLL output signals. In particular, it reduces the locking range in wide range PLLs with a dual loop scheme. A new charge pump circuit with perfect current matching characteristics is proposed. By using an error amplifier and reference current sources, one can acheve a charge pump with good current matching characteristics. It shows nearly perfect current matching characteristics over the whole VCO input range, and the amount of the reference spur is < -75dBc in the PLL output signal. The charge pump circuit is implemented in a 0 . 2 5 ~ CMOS process.
منابع مشابه
Modified gain boosting charge pump for low current mismatch and high performance phase-lock loop
In conventional CMOS charge pump circuits there are some current mismatching characteristics which result in a phase offset in phase-locked loop circuits. This paper presents a new charge pump circuit after scrutinizing the deeper examination of the existing current mismatch problem. It combines an error amplifier with reference current sources to achieve good current matching characteristics a...
متن کاملPhase-Locked Loop with High stability against process variation and Gain- Boosting Charge Pump for Current Matching characteristics
The charge pump (CP) circuit is a key element in a phaselocked loop (PLL). Its function is to transform the Up and Down signals from the phase/frequency detector into current. In CMOS CPs, which have Up and Down switches made of p-channel MOS and n-channel MOS, respectively, a current mismatch occurs when dumping the charge to the loop filter. This current mismatch of the CP in the PLL generate...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA High-Speed, Low-Power Phase Frequency Detector and Charge-Pump Circuits for High Frequency Phase-Locked Loops∗
In this paper, we introduce a high-speed and low-power Phase-Frequency Detector (PFD) that is designed using a modified TSPC (True Single-Phase Clock) positive edge triggered D flip-flop . The proposed PFD has a simple structure with using only 19 transistors. The operation range of this PFD is over 1.4GHz without using additional prescaler circuits. Furthermore, the PFD has a dead zone less th...
متن کاملA Calibrated Charge Pump for Mismatch Reduction in PLL
An improved charge pump (CP) for phase locked loop (PLL) applications is presented. The proposed charge pump circuitry employs a variable current source in its sink path, which realizes feedback network for calibration. This scheme of charge pump minimizes mismatch between the sourcing current and the sinking current efficiently. The circuit is simulated in 0.18um CMOS technology and the simula...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004